



孕龍科技股份有限公司
ZeroPlus Technology Co., Ltd.

SPECIFICATION

MODEL:B10002-LAP-DM114/DM115-M

PART NO: _____

VERSION: V1.02

Approver		Check	Design
GM	PM		

Customer Confirm

*Please fax the file to ZeroPlus Technology after signing.

2F, NO.123, Jian Ba Rd,
Chung Ho City, Taipei Hsian, R.O.C.

Tel: +886-2-66202225
Fax: +886-2-22234362

Content

1	Software Register.....	3
2	User Interface.....	5
3	Operating Instructions.....	6


1 Software Register

Please register the software as the following steps:


※ Remark1: The registration steps for all protocol analyzers are the same; you can complete the registration by following procedures. Following is an example on how to register the Protocol Analyzer BUS.

※ Remark2: We won't have additional notice for you, when there is any modification of the module specification. If there is some unconformity caused by the module version upgrade, users should take the module software as the standard.


STEP 1. Open the Logic Analyzer and select the **Add Channel/Bus** item on the pull-down menu of the **Sampling(S)** to open the **Add Channel/Bus** dialog box.




STEP 2. Select Protocol Analyzer item in the Add Channel/Bus dialog box, expand the Other Type, and select the BUS.



STEP 3. Enter the Serial Key of the BUS under this Model, and then click the **Register**.




STEP 4. After the Register is successful, click the Next.



2 User Interface

Please refer to below images to select options of setting **DM114/DM115** module.




PROTOCOL ANALYZER DM114/DM115

Pin Assignment

Clock: A0 Serialin: A1

Latch: A2 Enable: A3

Protocol Analyzer Format

Item	Color	Data Format
Data		Default

Default Back Next Cancel

Pin Assignment:

Protocol Analyzer DM114/DM115 needs four channels to do related decoding.

Clock: It is the Clock channel.

Serialin: It is the Serial In channel.

Latch: It is the Latch channel (latch the signal that is in low level).


Enable: It is the effective channel for data outputting (it is effective to output the data that is in low level).

Protocol Analyzer Format:


The protocol analyzer colors can be varied by users. The Item (Data) can be set as Binary, Decimal, Hexadecimal, ASCII or Default. And the Data Format of this Item (Data) in the Waveform Display Area and Packet List is controlled by the Protocol Analyzer. The default Data Format is controlled by the main program and the Data Format of this item (Data) is the Default.

3 Operating Instructions


STEP 1. Select the **Add Channel/Bus** item from the pull-down menu of the **Sampling(S)** to open the **Add Channel/Bus** dialog box.



STEP 2. Select the Protocol Analyzer item in the Add Channel/Bus dialog box, expand the Optoelectronics Type, select the DM114/DM115 and then click the **Next**.



STEP 3. Set the Pin Assignment.




PROTOCOL ANALYZER DM114/DM115

Pin Assignment

Clock: A0 Serialin: A1


Latch: A2 Enable: A3

Protocol Analyzer Format

Item	Color	Data Format
Data		Default

Default Back Next Cancel

STEP 4. Set the Protocol Analyzer Format.




PROTOCOL ANALYZER DM114/DM115

Pin Assignment

Clock: A0 Serialin: A1


Latch: A2 Enable: A3

Protocol Analyzer Format

Item	Color	Data Format
Data		Default

Default Back Next Cancel

STEP 5. Click the **Next** to finish all settings.




PROTOCOL ANALYZER DM114/DM115

Pin Assignment

Clock: A0 Serialin: A1


Latch: A2 Enable: A3

Protocol Analyzer Format

Item	Color	Data Format
Data		Default

Default Back **Next** Cancel

STEP 6. Please enter the Bus Name, select **Yes, please delete** or **No, please reserve** and then click **Finish**.



Add Channel/Bus

Please input the Bus name:

BUS0


Do you want to delete the other Buses and channels in the software?

☐ Yes, please delete
☒ No, please reserve

Back **Finish** Cancel

STEP 7. Following pictures show the completion of the protocol analyzer decoding and packet list. The trigger condition is set as Either Edge; the memory depth is 512K; the sampling frequency is 200MHz (the sampling frequency should be more than eight times higher than the signal to be tested).

Protocol Analyzer Decoding



Packet List

Packet #	Name	TimeStamp	Data
1	Bus1(DM114/DM115)	0.00201ms	A0
2	Bus1(DM114/DM115)	0.00544ms	55
3	Bus1(DM114/DM115)	0.00877ms	00
4	Bus1(DM114/DM115)	0.01210ms	00
5	Bus1(DM114/DM115)	0.01547ms	00